## **blackhat** EUROPE 2022

DECEMBER 7-8, 2022

BRIEFINGS

## Good Motive but Bad Design: Pitfalls in MPU Usage in Embedded Systems in the Wild

## Wei Zhou, Zhouqi Jiang, Le Guan









## About Us

### Wei Zhou

- Associate Professor at Huazhong University of Science and Technology
- Research interest: IoT Security and Program Analysis
- Published at: ACM CCS, USENIX Security, ESCRIOS, etc.

### **Zhouqi Jiang**

- Graduate student at Huazhong University of Science and Technology
- Research interest: IoT Security and Trust Computing

### Le Guan

- Assistant professor at the University of Georgia
- Research interest: Systems Security and IoT Security
- Published at: ACM CCS, USENIX Security, NDSS, IEEE S&P, ICSE, etc.









華中科技大学

### **UNIVERSITY OF** GEORGIA



## Agenda

Introduction to Memory Protection Unit (MPU)

• MPU adoption in the wild

• Common pitfalls and limitations in using MPU

• Mitigation suggestions

Summary and disclosure





## What is Memory Protection Unit (MPU)

- The Memory Management Unit (MMU), a standard feature in commodity computing platforms, is absent in resource-restricted microcontroller units (MCUs)
- As a stripped-down version of MMU, the **Memory Protection Unit** (MPU) provides basic security functions for MCUs, e.g., Arm Cortex-M series MCUs
- How MPU works?
  - For a limited number of configurable memory regions, MPU assigns access permissions (e.g., R/W) based on the current privilege level of the execution
  - A fault happens when a memory access violates the access permission
  - MPU can **only** be configured by privileged code











## How to Program MPUs (PMSAv7)?

- Setting The Enable bit (LSB) in MPU Control Register (CTRL) to enable the MPU.
- Region Base Address Register (RBAR): address/size information of a memory region
- Region Attribute/Size Register (RASR): access permission/attributes of a memory region
  - The XN bit in RASR also provides eXecure Never (XN) capability
  - Attributes (e.g., cacheability and shareability) of each region can be configured by TEX, C and B fields in RASR
  - Large regions can be further divided **into eight equally sized sub-regions**, but it inherits the same permissions with parent regions
- The PRIVDEFENA bit in MPU Control Register (CTRL) can be used to enable the default memory map as a background region for privileged access.

### • Constrains on memory regions

- (1) At least 32 bytes
- (3) Must be aligned with 32 bytes

- (2) Power of two
- (4) Limited region numbers (M0+/M3/M4 up to 8 and M7 up to 16) #BHEU @BlackHatEvents



## What's new in PMSAv8?

- More MPU regions (up to 16 regions for both normal and secure world in M23 and M33)
- Use Start and Limit (end) address via separated MPU registers to define memory regions, but still must be 32-byte aligned



 PMSAv8 also introduces a new memory attribute indirection register (MPU\_MAIR), making it easier for multiple regions to share the same attribute, while at the same time maintaining their own access permissions



## Agenda

Introduction to Memory Protection Unit (MPU)

• MPU adoption in the wild

• Common pitfalls and limitations in using MPU

• Mitigation suggestions

Summary and disclosure





## **MPU-enabled security functions**

- Code Integrity Protection (CIP): Code regions can be set as non-writable by unprivileged code to prevent code injection and manipulation.
- Data Execution Prevention (DEP): Data regions like stack or heap can be set nonexecutable
- Stack Guard (SG): An inaccessible memory region can be placed at the stack boundary to detect stack overflows
- Kernel Memory Isolation (KMI): User mode (unprivileged) code cannot access any memory belonging to the kernel space without invoking system calls
- User Task Memory Isolation (TMI): User mode (unprivileged) tasks can only access its own memory except explicitly shared memory regions that belong to other tasks or kernel



## **MPU adoption in popular MCU systems**

	V		MPU			MPUS	Support		
Zophyr <sup>*</sup> Micriµm	VxWorks	OS	Support	CIP	DEP	KMI	TSI	SG	PI
Zephyr <sup>™</sup> Embedded Software	• •	Contiki	None	-	-	-	_	_	-
		RIoT	Optional	Default-o	ff –	-	-	Default-off	-
0	THREAD 🗙 💍	Mynewt	None	-	-	-	-	-	-
		LiteOS	None	-	-	-	-	-	-
		Zephyr	Optional	Default-o	n Default-on	Default-off	f Default-off	Default-off	Default-off
MICROEJ	Tinyos Open-	TinyOS	None	-	-	-	-	-	-
MICROEJ.	source	FreeRTOS	None	-	-	-	-	-	-
	J	FreeRTOS-MPU	Mandatory	Mandator	y Mandatory	Mandatory	<sup>,</sup> Mandatory	-	- !
		MbedOS	Optional	Default-o	n Default-on	-	-	-	- !!
ARM mbe	Contiki	TizenRT	Optional		ffDefault-off		f Default-off	Default-off	- !!
		CMSIS-Keil RTX	Optional		ffDefault-off		Default-off	-	Default-off
<b>MUDOW</b>		Azure RTOS ThreadX	Optional	Default-o	ffDefault-off	Default-off	f –	_	-
mynewt	NUCLEUS	embOS	Optional						
		Integrity RTOS	Mandatory						
Windo	ows lot 💦 🔜 🔤	NXP MQX RTOS	Optional		VVet	rv to	find (	out the	j –
android	Proprietary		Optional						
things	CDODDV	SafeRTOS	Mandatory		reas	son ir	h this	work.	
MONGOOSE	snappy	μC/OS- III	Optional		Touc				
		VxWorks	None						

- Only a few MCU OSs use MPU, especially for the open-source OSs
- Even if MPU is supported, only a few security features are enabled by default





Introduction to Memory Protection Unit (MPU)

MPU adoption in the wild

• Common pitfalls and limitations in using MPU

Mitigation suggestions

Summary and disclosure





## **Common pitfalls in using MPU**

### • Weak protection


- Case study: Bypassing MPU protection in RIoT-MPU
- Case study: Privileged escalation in FreeRTOS-MPU
- Incomplete protection
- Prohibitive overhead
- Conflict with existing system designs






## Case Study : MPU-enabled RIoT

- Some MCU OSs like RIoT run all the code under privileged level
- They only provide some basic protections such as DEP, and stack guard (SG) with MPU
- Data Execution Prevention (DEP): RIoT enables the MPU region number 0 to cover the whole RAM region as non-executable
- Stack Guard (SG): RIoT defines the permission of the last 32 bytes (the smallest MPU region) of the main stack as read-only via the MPU region number 1. Similarly, when switching to another task, RIoT configures the last 32 bytes of the target task stack as read-only via the MPU region number 1.
  - Cannot detect stack overflow of individual stack frames
  - Cannot detect control flow hijacking attack









## **Bypassing MPU in MPU-enabled RIoT**

- Bug: MPU can be disabled by control flow hijacking attack (e.g., ROP)
- Cause: MPU control registers (e.g., MPU\_CTRL) are located in the system peripheral region, which can be accessed by any privileged code. RIoT also provides an easy-to-use driver APIs for MPU configurations (e.g., mpu\_enable and mpu\_disable driver APIs). int mpu\_disable(void) {

```
#if __MPU_PRESENT
    MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
    return 0;
#else
    return -1;
#endif
}
```








## **Attack Demo**

### 🗐 Visual Studio Code 🔻

Dec 6 09:17

main.c - riot-stack-overflow - Visual Studio Code

Q	EXPLORER	C vulnerable.c C main.c X C stdlib.h \$ input_value.sh C vulnerable.h () README.md
	V RIOT-STACK-OVERFLOW	C main.c > @ receive_handler(int, char **)
Q	> .vscode	63 void vulnerable_function(void) {
A	∽ bin	64 <b>char</b> buffer[32] = {0};
	> alientek-pandora	<pre>65 printf("Please input your name: \n");</pre>
0	ASM asm.S	<pre>66 scanf("%[^\n]", buffer);</pre>
	≡ input.txt	<pre>67 printf("Your name is: %s\n", buffer);</pre>
Þ	ASM OULASM	68 }
		69 70 #include <stdlib.h></stdlib.h>
B	🦉 .gdbinit	
	<ul> <li>.gitignore</li> </ul>	71 int receive handler(int argc, char **argv) 1 72 (void) argc; (void) argv;
_	input_value.sh.swp	73 char $s[32] = \{0\};$
-0	\$ input_value.sh	<pre>74 uint32_t mpu ctrl = *(volatile uint32_t *)0xe000ed94;</pre>
	C main.c	75 my itoa(mpu ctrl, s, 2);
留	M Makefile	<pre>76 printf("mpu ctrl: 0x%08ld (0b%s)\r\n", mpu ctrl, s);</pre>
	🗧 Makefile.ci	<pre>77 vulnerable function();</pre>
	openocd.cfg	78 return 0;
	③ README.md	79
	C vulnerable.c	80
	C vulnerable.h	81 int main(void)
		83 #ifdef MODULE NETIF
		<pre>84 gnrc netreg entry t dump = GNRC NETREG ENTRY INIT PID(GNRC NETREG DEMUX CTX ALL, 85 gnrc pktdump pid);</pre>
		86 gnrc netreg register(GNRC NETTYPE UNDEF, &dump);
		87 #endif
		88
		<pre>89 (void) puts("Welcome to RIOT!");</pre>
		90
		<pre>91 commands[0] = receive_command;</pre>
		<pre>92 commands[1] = mpu_disable_command;</pre>
		93
		<pre>94 char line_buf[SHELL_DEFAULT_BUFSIZE];</pre>
		<pre>95 shell_run(commands, line_buf, SHELL_DEFAULT_BUFSIZE);</pre>
		96
2		97 return 0;
8		98 } 99
	N OUTUNE	100 #include "mpu.h"
23	> OUTLINE	101 int mpu disable handler(int argc, char **argv) {
	> TIMELINE	tonid) armen (unid) armen





## **Common pitfalls in using MPU**

### • Weak protection

- Case study: Bypassing MPU protection in RIoT-MPU
- Case study: Privileged escalation in FreeRTOS-MPU
- Incomplete protection
- Prohibitive overhead
- Conflict with existing system designs






## Case Study : FreeRTOS-MPU

Region No.	Range	Usage	Privilege Level	Permission
0	flash_segement_start	Non-writeable code segment	Privileged	r-x
0	-flash_segemnt_end	for task and system call	Unprivileged	r-x
1	privileged_functions_start	Kernel APIs Isolation	Privileged	r-x
1	-privileged_functions_end	Kerner AF is isolation	Unprivileged	Ø
2	privileged_data_start	Kernel Data Isolation	Privileged	rwx
2	-privileged_data_end	Kerner Data Isolation	Unprivileged	Ø
3	0x4000000-0x5fffffff	Non-executable Peripherals	Privileged	rw-
5	0x4000000-0x5111111	Non-executable r emplicitais	Unprivileged	rw-
4	User Task Stack	User Task Stack Isolation	Privileged	rw-
4	USET TASK STACK	USET TASK STACK ISOIATION	Unprivileged	rw-
5-N	User-defined	E.g. peripheral isolation	-	-


• Background region in grey is enabled for privileged access only





## **Security features in FreeRTOS-MPU**


- Code Integrity Protection (CIP): All code region cannot be written
- Data Execution Prevention (DEP): All data regions and peripheral regions are non-executable





## **Security features in FreeRTOS-MPU**

- Code Integrity Protection (CIP): All code region cannot be written
- Data Execution Prevention (DEP): All data regions and peripheral regions are non-executable
- User Task Memory Isolation (TMI): Unprivileged tasks can only access their own stack and up to three user definable memory regions (three per task)
- Kernel Memory Isolation (KMI): The FreeRTOS kernel API and data are located in a region of Flash that can only be accessed while the microcontroller is in privileged mode (calling as system call causes a temporary switch to privileged mode)






## Look deeper in system call implementation

 For compatibility, FreeRTOS MPU does not provide new kernel APIs for system calls, but wraps the original kernel APIs with the xPortRaisePrivilege and vPortResetPrivilege to raise/drop privileges

void MPU vTaskDelay(TickType t xTicksToDelay) {
 BaseType\_t xRunningPrivileged = xPortRaisePrivilege();
 vTaskDelay(xrickstoDelay);
 vPortResetPrivilege(xRunningPrivileged);

```
ARM
BaseType t xPortRaisePrivilege(void) {
    BaseType t xRunningPrivileged;
                                                                                                             Cortex-M
    xRunningPrivileged = portIS PRIVILEGED();
    /*If the CPU is not privileged, raise privilege.*/
    if (xRunningPrivileged == pdFALSE) {
        portRAISE PRIVILEGE();
                                                                                                                      Task A
                                                                                                                    uPpriviteeed
    return xRunningPrivileged;
#define portRAISE PRIVILEGE() asm volatile ("svc %0 \n" ::"i" (portSVC RAISE PRIVILEGE) : "memory");
                                                                                                                     Task B
void prvSVCHandler(uint32 t* pulParam) {
                                                                                                                    unprivileged
    . . .
                                                                                                         OS kernel
    case portSVC RAISE PRIVILEGE:
        if ((ulPC >= syscalls flash start ) && (ulPC <= syscalls flash end )){
                                                                                                          (privileged)
              asm {
                /*Obtain control value.*/
                mrs ulReg, control
                /*Set privilege bit.*/
                bic ulReg, #1
                /*Write back control value*/
                msr control, ulReg
    break;
    . . .
```







## **Privilege escalation in FreeRTOS-MPU**

ARM

Cortex-M

- Bug1 (v10.4.5 and before): An unprivileged task can raise its privilege by calling the internal function xPortRaisePrivilege
- Cause: Privilege escalation function (xPortRaisePrivilege) is separated with kernel function and can be called directly
- Patch (v10.4.6): Change xPortRaisePrivilege and vPortResetPrivilege as macros.








## **Privilege escalation in FreeRTOS-MPU**

- Bug2 (v10.4.6 and before): Privilege escalation by branching directly inside system calls (MPU wrapper APIs) with a manually crafted stack frame
- Causes: Privilege escalation operation (SVC interrupt) is separated with kernel API and uses stack to store the original privilege level


```
void __cdecl MPU_vTaskDelay(TickType_t xTicksToDelay)
{
  BaseType_t v5; // [sp+0h] [bp-10h]
  TickType_t v6; // [sp+4h] [bp-Ch]

  v6 = xTicksToDelay;
  v5 = xIsPrivileged(); ①
  if ( !v5 )
   __asm { SVC 2 } 2 } ②
  vTaskDelay(v6); ③
  if ( !v5 ) ④
    vResetPrivilege(); ⑤
} ⑥
```





## **Exploitation Steps**



### EXPORT MPU\_vTaskDelay MPU\_vTaskDelay PUSH {R7,LR} SUB SP, SP, #8 STR R0, [SP,#4] BL xIsPrivileged STR R0, [SP]

SIK	κο,	[3], "+]
BL	xIsP	rivileged
STR	R0,	[SP]
LDR	RØ,	[SP]
CBNZ	R0,	loc_800815E
В	loc	800815A

### loc\_800815A

										-			L	s	V	C						2														
														В								1	0	С	_	8	0	0	8	1	5	E				
_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		 _	_	_	-

### loc\_800815E

		LDR BL	R0, [SP,#4] vTaskDelav
		LDR CBNZ	R0, [SP] R0, loc_8008170
;		B 	loc_800816A
loc_8	0816A		
		BL B	vResetPrivilege loc_8008170
;			
100_86	08170		
		ADD POP	SP, SP, #8 {R7,PC}

; End of function MPU\_vTaskDelay



## **Attack Demo**

D:\IoTSecLab\jmpsvc2-freertos\Keil\JmpSvc2.uvprojx - µVision File Edit View Project Flash Debug Peripherals Tools SVCS Window Help 🖓 🗟 🎢 🍭 • ) 🐠 ं 🔗 👧 • | 🖬 • | 🔌 □ 💕 🛃 🥔 👗 🐁 🛍 🖏 🤊 (\*) 🖛 ⇒ 🥐 🖏 🦄 🥵 🐺 🖅 //≦ //≦ 🙆 vtaskdelay 🕸 🏥 🎬 🧼 🕶 🧾 💆 JmpSvc2 🖂 🔊 📥 🖶 🚸 🐡 幽 Project **Д** jmpsvc2.c mpu\_wrappers.c startup\_stm32l475xx.s main.c stm32l4xx\_hal\_uart.c port.c stm32l4xx\_hal\_pwr\_ex.c tasks.c 🖃 쓚 Project: JmpSvc2 10 void serial scanf(UART HandleTypeDef \*huart, const char\* pattern, uint8 t \*str out); 🖻 🔊 JmpSvc2 11 😑 🦾 App 12 pvoid ReceiveFunction() { + app main.c 13 char receiveBuffer [ 32 ]; /\* This buffer can be overflowed \*/ app\_main.h 14 char \*buffer = receiveBuffer; 🗉 📄 jmpsvc2.c 15 impsvc2.h 16 serial scanf(&huart1, "%s", (uint8 t \*)buffer); 🗄 📄 retarget\_io.c 17 } 🖹 🧀 Startup 18 startup\_stm32l475xx.s 19 poid UnprivilegedTask( void \* pvParameters ) { memfault handler.c 20 ( void ) pvParameters; /\* Unused parameters. \*/ EreeRTOS 21 🗄 🗋 croutine.c 22 🗄 if ( portIS PRIVILEGED() == pdFALSE ) { • event\_groups.c 23 printf("Current task is not privileged.\r\n"); H list.c 24 1 + aueue.c 25 + stream buffer.c 26 ReceiveFunction(): + tasks.c 27 + timers.c 28 🗄 if ( portIS PRIVILEGED() == pdTRUE ) { mpu\_wrappers.c 29 printf("Current task is privileged.\r\n"); 🕀 📄 port.c 30 printf("Attack successful!\r\n"); portmacro.h 31 + heap 4.c 32 🖻 🦾 Config 33 for(;;) FreeRTOSConfig.h 34 🖻 🦾 Core 35 vTaskDelay( pdMS TO TICKS( 1000 ) ); 🕀 🗋 main.c 36 stm32l4xx\_it.c 37 } stm32l4xx\_hal\_msp.c 38 🗄 📄 stm32l4xx\_hal\_timebase\_tin 39 void vStartJmpSvc2Demo( void ) Drivers/STM32L4xx\_HAL\_Driver 40 ⊡ { 41 static StackType t TaskStack[ configMINIMAL STACK SIZE ] attribute ( ( aligned( configMINIMAL STACK SIZE \* sizeof( Stac stm32l4xx\_hal\_i2c.c 42 TaskParameters t TaskParameters = ⊕ 📄 stm32l4xx hal i2c ex.c 43 🗄 stm32l4xx\_hal\_qspi.c 44 .pvTaskCode = UnprivilegedTask, + + 45 = "UnprivilegedTask", .pcName E Project Books { Functio... 0, Templa...

Build Output



– o X	
	_
<del>,</del> ×	
ckType_t ) ) );	
<b>₽</b> [2	
J	
Þ	
L:11 C:1 CAP NUM SCRL OVR R/M	1
へ 英 引 (1) 15:40 2022/12/7	kHatEvents



## Patch

- Decide the original privilege level at the beginning with control register
- Introduced the portMEMORY\_BARRIER macro to prevent instruction re-ordering when GCC link time optimization is used

```
void MPU vTaskDelay( TickType t xTicksToDelay ) /* FREERTOS SYSTEM CALL */ {
    BaseType t xRunningPrivileged;
   if( portIS PRIVILEGED() == pdFALSE ) {
        portRAISE PRIVILEGE();
        portMEMORY BARRIER();
        xPortRaisePrivilege( xRunningPrivileged );
        vTaskDelay( xTicksToDelay );
        vPortResetPrivilege( xRunningPrivileged );
        portMEMORY BARRIER();
        portRESET PRIVILEGE();
        portMEMORY BARRIER();
    else
        vTaskDelay( xTicksToDelay );
```



## **Privilege escalation in FreeRTOS-MPU**


- Bug3 (v10.4.6 and before): An unprivileged task can invoke any function with privilege by passing it as a parameter to MPU\_xTaskCreate, MPU\_xTaskCreateStatic, MPU\_xTimerCreate, MPU\_xTimerCreateStatic, or MPU\_xTimerPendFunctionCall
- Cause: Privileged and unprivileged tasks can be created with the same kernel API (xTaskCreate) with different parameters (*uxPriority*) which is also wrapped within many system call functions


### uxPriority

The priority at which the created task will execute.


Systems that include MPU support can optionally create a task in a privileged (system) mode by setting the bit <code>portPRIVILEGE\_BIT</code> in <code>uxPriority</code>. For example, to create a privileged task at priority 2 set <code>uxPriority</code> to ( 2 | <code>portPRIVILEGE\_BIT</code> ).

Priorities are asserted to be less than configMAX\_PRIORITIES. If configASSERT is undefined, priorities are silently capped at (configMAX\_PRIORITIES - 1).









### MPU\_xTaskCreate

		PUSH SUB	{R4,LR} SP, SP, #0x20	
		LDR.W LDR.W STR STR STRH.W	R12, [SP,#0x2C] R12, [SP,#0x28] R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16]	
	;	STR BL CBNZ B	R3, [SP,#16] xIsPrivileged R0, loc_800804E loc_800801E	
	loc_800801E	SVC	2	; CODE XREF: MPU_×
		LDR		- 01
		BIC.W	R0. [SP.#0x28+ar R0, R0, #0x80000	
		STR	R0, [SP,#0x28+ar	
		LDR	· · · · · · · · · · · · · · · · · · ·	; pxTaskCode
		LDR		; pcName
	$\mapsto$	LDRH.W		; usStackDepth
		LDR		; pvParameters
		LDR.W		; pxCreatedTask
		LDR	R4, [SP,#0x2C]	; uxPriority
		MOV	LR, SP	
·		STR.W	R4, [LR,#4]	; pxCreatedTask
		STR.W BL	R12, [LR]	; uxPriority
ļ		DL	xTaskCreate	
1			RO SP #0x28+va	r 1C]
	tackwith	STR	R0, [SP,#0x28+va	r_1C]
	task with		vResetPrivilege	r_1C]
_		STR BL		r_1C]
_	task with eged level	STR BL	vResetPrivilege	r_1C]
_		STR BL	vResetPrivilege	r_1C] ; CODE XREF: MPU_X
_	eged level	STR BL	vResetPrivilege	
_	eged level	STR BL B LDR LDR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName
_	eged level	STR BL B LDR LDR LDR LDRH.W	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth
_	eged level	STR BL B LDR LDR LDR LDRH.W LDR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x16] R2, [SP,#0x16] R3, [SP,#0x10]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters
_	eged level	STR BL DR LDR LDR LDR LDR LDR LDR.W	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask
_	eged level	STR BL B LDR LDR LDR LDR LDR LDR.W LDR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters
_	eged level	STR BL B LDR LDR LDR LDR LDR LDR W LDR MOV	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority
_	eged level	STR BL B LDR LDR LDR LDR LDR.W LDR WOV STR.W	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask
_	eged level	STR BL B LDR LDR LDR LDR LDR.W LDR WOV STR.W STR.W	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority
_	eged level	STR BL B LDR LDR LDR LDR LDR.W LDR WOV STR.W	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority
_	eged level	STR BL B LDR LDR LDR LDR LDR.W LDR WOV STR.W STR.W BL	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR]</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority
_	<b>eged-level</b> - loc_800804E	STR BL B LDR LDR LDR LDR.W LDR WOV STR.W STR.W BL STR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate R0, [SP,#0x28+va</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority m_1C]
_	eged level	STR BL B LDR LDR LDR LDR.W LDR WOV STR.W STR.W BL STR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate R0, [SP,#0x28+va</pre>	; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority m_1C] ; CODE XREF: MPU_x
_	<b>eged-level</b> - loc_800804E	STR BL B LDR LDR LDR LDR.W LDR WOV STR.W STR.W BL STR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate R0, [SP,#0x28+va loc_8008070</pre>	<pre>; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority nr_1C] ; CODE XREF: MPU_x ; MPU_xTaskCreate+</pre>
_	<b>eged-level</b> - loc_800804E	STR BL B LDR LDR LDRH.W LDR.W LDR.W LDR.W STR.W STR.W STR.W BL STR B	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x16] R3, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate R0, [SP,#0x28+va loc_8008070 R0, [SP,#0x28+va</pre>	<pre>; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority nr_1C] ; CODE XREF: MPU_x ; MPU_xTaskCreate+</pre>
	<b>eged-level</b> - loc_800804E	STR BL B LDR LDR LDR LDR.W LDR.W LDR.W STR.W STR.W STR.W BL STR B LDR	<pre>vResetPrivilege loc_8008070 R0, [SP,#0x1C] R1, [SP,#0x18] R2, [SP,#0x10] R12, [SP,#0x28] R4, [SP,#0x2C] LR, SP R4, [LR,#4] R12, [LR] xTaskCreate R0, [SP,#0x28+va loc_8008070</pre>	<pre>; CODE XREF: MPU_x ; pxTaskCode ; pcName ; usStackDepth ; pvParameters ; pxCreatedTask ; uxPriority ; pxCreatedTask ; uxPriority nr_1C] ; CODE XREF: MPU_x ; MPU_xTaskCreate+</pre>



## **Attack Demo**

D:\loTSecLab\jmpsvc2-freertos\Keil\JmpSvc2.u	projx - μVision
File Edit View Project Flash Debug P	ripherals Tools SVCS Window Help
□ □ □ □ □ □ ↓ □ □ □ ↓ □ □ □ □	→   隆 陰 陰   譯 //』 //』 🖄 MPU_xTaskDelay 🛛 🗔 🌮   Q -   ● ○ 🔗 🚓 -   💼 -   冬
🧼 🎬 🎬 💞 🕶 🧮 🙀 JmpSvc2	
Project 🕂 🗴	jmpsvc2.c mpu_wrappers.c startup_stm32l475xx.s main.c stm32l4xx_hal_uart.c stm32l4xx_hal_port.c stm32l4xx_hal_pwr_ex.c stm32l4xx_hal_pwr_ex.c
Project: JmpSvc2	10
📄 🐖 JmpSvc2	11 pvoid PrintMyName() {
App	12 uint8 t receiveBuffer [ 32 ]; /* This buffer can be overflowed. */
app_main.c	13
app_main.h	14 printf("Please input your name:\r\n");
impsvc2.c	
jmpsvc2.h	15 serial_scanf(&huart1, "%s", receiveBuffer);
tetarget_io.c      Startup	<pre>16 printf("Your name: %s\r\n", receiveBuffer);</pre>
startup_stm32l475xx.s	
memfauit_nandier.c      FreeRTOS	19 pvoid UnprivilegedTask( void * pvParameters ) {
reekios     croutine.c	20 (void) pvParameters; /* Unused parameters. */
event_groups.c	21 uint8 t paddingBuffer [ 64 ];
ist.c	
⊕ queue.c	22
	<pre>23 printf("UnprivilegedTask running.\r\n");</pre>
tasks.c	24
timers.c	• 25 if (portIS_PRIVILEGED() == pdFALSE ) {
mpu wrappers.c	26 printf("Current task is unprivileged.\r\n");
⊕ ) port.c	27 PrintMyName();
portmacro.h	28 taskYIELD();
⊕ ) heap_4.c	29 } else {
E Config	30 printf("Current task is privileged.\r\n");
FreeRTOSConfig.h	
E Core	<pre>31 printf("Attack successful!\r\n");</pre>
main.c	32 }
	33 -
	34 for(;;)
🖃 📄 stm32l4xx_hal_timebase_tin	
Drivers/STM32L4xx_HAL_Driver	36 MPU vTaskDelay( pdMS TO TICKS( 1000 ) );
🗊 📄 stm32l4xx_hal_dfsdm.c	37 - }
	38 }
⊕ 📄 stm32l4xx_hal_i2c_ex.c	
stm32l4xx_hal_qspi.c	
4	40 void vStartJmpSvc2Demo( void )
E Project Books   {} Functio 0, Templa	
Build Output	
Flash Load finished at 00:05:31	
Load "Debug\\JmpSvc2.axf" Erase Done.	
Programming Done.	
Varifu OV	

Q. 搜索

🗉 💼 ڬ 🐂 💔 🔚 💷 🗗 🍉 🔣 🛃

🖻 Build Output 🗔 Find In Files 🔯 All References of 'tskIDLE\_PRIORITY'

ST-Link Debugger





## **Common pitfalls in using MPU**

### • Weak protection

- Case study: Bypassing MPU protection in RIoT-MPU
- Case study: Privileged escalation in FreeRTOS-MPU
- Incomplete protection
- Prohibitive overhead
- Conflict with existing system designs





## **Incomplete protection**

- No protection for interrupt handlers
  - Exception vector reads from the Vector Address Table always use the default system address map and are not subject to an MPU check
  - Interrupt handlers (handle mode) run in the privileged mode, which can access any resources
- Incomplete protection for peripherals
  - Any load, store or instruction fetch transactions to the PPB, within the range 0xE0000000-0xE00FFFFF (system peripherals), are not subject to an MPU check.
  - Due to the programming constrains (e.g., at least 32B and alignment), MPU is not suitable for protecting peripherals with small regions



## **Incomplete protection**

- Incomplete permissions assignment
  - No execute-only (XO) permission
  - Privileged permission ≥ Unprivileged permissions





## **Prohibitive overhead**

- To leverage MPU to realize kernel/task isolation, invocation to kernel APIs has to go through context switch twice
  - Our experiment shows that one thousand privilege switches in a FreeRTOS-MPU system takes 3.5ms on average on the MPS2+ FPGA prototyping system broad (Cortex-M4 AN386) with 25MHZ CPU clock frequency.
- MPU regions need to be re-configured for different tasks and applications.
  - FreeRTOS has to reset MPU regions #5-7 during an application switch
  - Tizen has to reset MPU regions #3-7 during an app (including multiple tasks) switch and #6 and #7 during a task switch



## **Conflict with exiting system design**

### Limited MPU regions for real world applications

- Very few available user-defined regions for peripheral isolation
  - No OS provides peripheral isolation by default.
- Very few available regions shared between two tasks
  - No OS provides shared memory protection by default.
- Impossible to enable too many security features at same times
  - E.g.: When activating all MPU features provided by Tizen, there is no more available MPU regions on ARM Cortex-M0+/M3/M4 based MCUs which only support eight MPU regions

Porting software leveraging MPU may cause compatibility issues

Only 30% manufacturers implement MCU hardware security features into current design







## Agenda

Introduction to Memory Protection Unit (MPU)

MPU adoption in the wild

• Common pitfalls and limitations in using MPU

### Mitigation suggestions

Summary and disclosure





## Minimizing pitfalls

- Be careful about permission overlap
  - **Observation:** Most OSs use lower-number MPU regions for kernel protections (All open-source OS except for latest FreeRTOSv10.5).
  - **Risk:** Developer could configure those higher numbered user-defined MPU regions to override kernel protections.
  - **Recommendation:** System and general protection (e.g., KMI, DEP,CIP) should use higher-number MPU regions.



## Minimizing pitfalls

- Be careful about privilege switch during system call
  - **Observation:** OSs wrap the kernel APIs with separated privilege switch function as system calls (e.g., FreeRTOSv10.5.0 before).
  - **Risk:** Privilege escalation with control flow hijacking attack or a manipulable stack.
  - **Recommendation:** MCU OS should use individual system calls for kernels API with software interrupts like Linux or additional caller checks should be performed before system call invocations, and the kernel should make sure the privilege is dropped after system calls.




## Minimizing pitfalls

- Privilege separation is also needed for general protections
  - **Observation:** OSs which only provide protections like Stack Guard, DEP and CIP, always run the whole system at the privileged level like RIoT.
  - **Risk:** Disabling the desired protections by reconfiguring MPUs with control flow hijacking attack.
  - **Recommendation:** System should drop privilege immediately after MPU configuration.



## **Region usage optimization**

- Be aware of the default ARMv7-M address map permissions.
  - Default memory access permissions/attributes of memory regions is enforced by ARM without MPU
  - E.g., non-executable for standard and system peripheral regions
- Taking advantage of Sub-regions
  - Save memory usage.






### **8KB** memory used with one region **Running Task B** SRD = 11111000 **Running Task A** SRD = 00000111



## **Region usage optimization**

- Taking advantage of Sub-regions
  - Saving memory usage
  - Saving MPU regions





## Software workaround

- Protecting the user-defined sensitive resource (i.e., ensuring code can only access its required data) rather than OS itself
  - Minor (NDSS 2018) isolates tasks with memory view switches (task and kernel are all running on unprivileged level) to avoid privilege escalation
  - ACES (USENIX Security 2018) isolates compartments based on code functionality.

## **Hardware Retrofitting**

• A redesigned MPU can addresses the insecurity and inflexibility in a lightweight way.

- ARMv8-M architecture extends TrustZone technology to Cortex-M series. The secure regions can be used as additional regions and be assigned with higher privileged level beyond privileged level in normal world.
- Trustlite proposed execution-aware MPU which the not only validates data accesses (read/write/execute) but additionally considers the currently active instruction pointer as the subject performing the access.



## Agenda

Introduction to Memory Protection Unit (MPU)

MPU adoption in the wild

• Common pitfalls and limitations in using MPU

• Mitigation suggestions

Summary and disclosure





## Summary

- To our surprise, we found that MPU as a ready-to-use security feature for protecting microcontroller is rarely used in real-world products
- We studied the source code of multiple MCU OSs to find explanations for this situation and eventually *identified some common pitfalls*.
- Some of the flaws are fundamental and not remedial in a short term
- We give recommendations for better use of MPU



## Disclosure

- All bugs we demonstrated has been patched in latest FreeRTOS kernel
  - Security update Reference: <u>https://www.freertos.org/security/security\_updates.html</u>
- RIoT developer team has acknowledged our finding, but the benefit of disabling access to the MPU or the `mpu\_disable()` function without a userspace / kernelspace split is quite limited, only mildly increases the attack surface in the context of the attack model RIOT assumes.

S kernel updates.html nefit of thout a ses the S.

## **blackhat** EUROPE 2022

DECEMBER 7-8, 2022

### BRIEFINGS

# Thank you

<u>Wei Zhou</u>, Zhouqi Jiang, Le Guan





